Copyright © 2006 The Institute of Electronics, Information and Communication Engineers
Special Section on Analog Circuit and Device Technologies -- Letters |
Design of Analog Current-Mode Loser-Take-All Circuit
The authors are with the Microelectronic Research Laboratory, Department of Electrical Engineering, Urmia University, Urmia 57159, Iran. E-mail: st_m.asloni{at}mail.urmia.ac.ir, E-mail: a.khoei{at}mail.urmia.ac.ir, E-mail: kh.hadidi{at}mail.urmia.ac.ir
A CMOS circuit is proposed which takes multiple analog input currents and extracts minimum input current at the output. It is very fast and requires no subtraction from the constant current source. It exhibits O(N) complexity and uses only 4xN MOS transistors where N is the number of system inputs. This circuit consumes very little power and very small area. The substrate bias affects the threshold voltage of transistors and improves performance of the structure.
Key Words: loser-take-all, winner-take-all
Manuscript received November 2, 2005. Manuscript revised January 15, 2006.