Skip Navigation

IEICE Transactions on Electronics 2008 E91-C(6):837-843; doi:10.1093/ietele/e91-c.6.837
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Request Permissions
Google Scholar
Right arrow Articles by WATANABE, O.
Right arrow Articles by TOYODA, T.
Social Bookmarking
Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

Copyright © 2008 The Institute of Electronics, Information and Communication Engineers

Special Section on Analog Circuits and Related SoC Integration Technologies - Papers

A Triple-Band WCDMA Direct Conversion Receiver IC with Reduced Number of Off-Chip Components and Digital Baseband Control Signals

Osamu WATANABE1, Rui ITO1, Toshiya MITOMO1, Shigehito SAIGUSA2, Tadashi ARAI2 and Takehiko TOYODA2

1 The authors are with Corporate Research & Development Center, Toshiba Corporation, Kawasaki-shi, 212-8582 Japan. E-mail: osamu7.watanabe{at}toshiba.co.jp; E-mail: rui.ito{at}toshiba.co.jp; E-mail: toshiya.mitomo{at}toshiba.co.jp, 2 The authors are with Semiconductor Company, Toshiba Corporation, Yokohama-shi, 247-8585 Japan. E-mail: shigehito.saigusa{at}toshiba.co.jp; E-mail: tadashi.arai{at}toshiba.co.jp; E-mail: takehiko.toyoda{at}toshiba.co.jp


  Abstract

This paper presents a triple-band WCDMA direct conversion receiver (DCR) IC that needs a small number of off-chip components and control signals from digital baseband (DBB) IC. The DCR IC consists of 3 quadrature demodulators (QDEMs) with on-chip impedance matching circuit and an analog baseband block (ABB) that contains a low-pass filter (LPF) with fc automatic tuning circuit using no off-chip components and a linear-in-dB variable-gain amplifier (VGA) with on-chip analog high-pass filter (HPF). In order to make use of DBB control-free DC offset canceler, the DCR is designed to avoid large gain change under large interference that causes long transient response. In order to realize that characteristic without increasing quiescent current, the QDEM is used that employs class AB input stage and low-noise common mode feedback (CMFB) output stage. The DCR IC was fabricated in a SiGe BiCMOS process and occupies about 2.9 mm x 3.0 mm. The DCR needs SAW filters only for off-chip components and a gain control signal from DBB IC for AGC loop. The IIP3 of over –4.4 dBm for small signal input level and that of over +1.9 dBm for large signal input level are achieved. The gain compression of the desired signal is less than 0.3 dB for ACS Case-II condition.

Key Words: WCDMA, direct conversion receiver(DCR), triple-band, class AB mixer, DC offset canceler

Manuscript received October 23, 2007. Manuscript revised December 21, 2007.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer:
Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.