Skip Navigation

IEICE Transactions on Electronics 2008 E91-C(7):1142-1150; doi:10.1093/ietele/e91-c.7.1142
This Article
Right arrow Full Text (PDF)
Right arrow References
Right arrow Alert me when this article is cited
Right arrow Alert me if a correction is posted
Services
Right arrow Email this article to a friend
Right arrow Similar articles in this journal
Right arrow Alert me to new issues of the journal
Right arrow Add to My Personal Archive
Right arrow Download to citation manager
Right arrow Request Permissions
Google Scholar
Right arrow Articles by YAMADA, K.
Right arrow Articles by KUMASHIRO, S.
Right arrow Search for Related Content
Social Bookmarking
 Add to CiteULike   Add to Connotea   Add to Del.icio.us  
What's this?

Copyright © 2008 The Institute of Electronics, Information and Communication Engineers

Regular Section -- Papers -- Semiconductor Materials and Devices

Layout-Aware Compact Model of MOSFET Characteristics Variations Induced by STI Stress

Kenta YAMADA1,2, Takashi SATO2, Shuhei AMAKAWA2, Noriaki NAKAYAMA2, Kazuya MASU2 and Shigetaka KUMASHIRO3

1 The author is with NEC Electronics Corporation, Kawasaki-shi, 211-8668 Japan. E-mail: kenta.yamada{at}necel.com, 2 The authors are with Tokyo Institute of Technology, Yokohama-shi, 226-8503 Japan., 3 The author is with MIRAI-Selete, Sagamihara-shi, 229-1198 Japan.


   Abstract

A compact model is proposed for accurately incorporating effects of STI (shallow trench isolation) stress into post-layout simulation by making layout-dependent corrections to SPICE model parameters. The model takes in-plane (longitudinal and transverse) and normal components of the layout-dependent stress into account, and model formulas are devised from physical considerations. Not only can the model handle the shape of the active-area of any MOSFET conforming to design rules, but also considers distances to neighboring active-areas. Extraction of geometrical parameters from the layout can be performed by standard LVS (layout versus schematic) tools, and the corrections can subsequently be back-annotated into the netlist. The paper spells out the complete formulation by presenting expressions for the mobility and the threshold voltage explicitly by way of example. The model is amply validated by comparisons with experimental data from 90 nm- and 65 nm-CMOS technologies having the channel orientations of, respectively, <110> and <100>, both on a (100) surface. The worst-case standard errors turn out to be as small as 1.7% for the saturation current and 8 mV for the threshold voltage, as opposed to ~20% and ~50 mV without the model. Since device characteristics variations due to STI stress constitute a significant part of what have conventionally been treated as random variations, use of the proposed model could enable one to greatly narrow the guardbands required to guarantee a desired yield, thereby facilitating design closure.

Key Words: STI, stress, modeling, SPICE, layout-aware


Manuscript received November 26, 2007. Manuscript revised February 20, 2008.


Add to CiteULike CiteULike   Add to Connotea Connotea   Add to Del.icio.us Del.icio.us    What's this?




Disclaimer: Please note that abstracts for content published before 1996 were created through digital scanning and may therefore not exactly replicate the text of the original print issues. All efforts have been made to ensure accuracy, but the Publisher will not be held responsible for any remaining inaccuracies. If you require any further clarification, please contact our Customer Services Department.