Copyright © 2008 The Institute of Electronics, Information and Communication Engineers
Special Section on Analog Circuits and Related SoC Integration Technologies - Papers |
Techniques for Digitally Assisted Pipeline A/D Converters
1 The author is with Shizuoka University, Hamamatsu-shi, 432-8011 Japan. E-mail: kawahito{at}idl.rie.shizuoka.ac.jp
This paper reviews techniques for digitally assisted pipeline ADCs. Errors of pipeline ADCs originated by capacitor mismatch, finite amplifier gain, incomplete settling and offset can be corrected in digital-domain foreground or background calibrations. In foreground calibrations, the errors are measured by reconfiguration of the building blocks of pipeline ADC or using an INL plot without reconfiguration. In background calibrations, the errors are measured with random signal and continuously corrected while simultaneously performing the normal A/D conversions. Techniques for measuring and correcting the errors at foreground and background are reviewed and a unified approach to the description of the principle of background calibration of gain errors is presented.
Key Words: pipeline ADC, capacitor mismatch, digital calibration, background calibration
Manuscript received January 16, 2008.
References
[1] W. Yang, D. Kelly, I. Mehr, M.T. Sayuk, and L. Singer, "A 3-V 340 mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," IEEE J. Solid-State Circuits, vol.36, no.12, pp.1931–1936, Dec. 2001. [2] Y. Lin, B. Kim, and P.R. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-µm CMOS," IEEE J. Solid-State Circuits, vol.26, no.4, pp.628–636, April 1991. [3] A. Karanicolas, H. Lee, and K.L. Bacrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol.28, no.12, pp.1207–1215, Dec. 1993. [4] S. Kwak, B. Song, and K. Bacrania, "A 15-b, 5-Msample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, vol.32, no.12, pp.1866–1875, Dec. 1997. [5] E. Siragusa and I. Galton, "A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC," IEEE J. Solid-State Circuits, vol.39, no.12, pp.2126–2138, Dec. 2004. [6] M.K. Mayes and S.W. Chin, "A 200 mW, 1 Msample/s, 16-b pipelined A/D converter with on-chip 32-b microcontroller," IEEE J. Solid-State Circuits, vol.31, no.12, pp.1862–1872, Dec. 1996. [7] K. Martin, "A high-speed, high-accuracy pipeline A/D converter," Proc. Asilomar Conf. Circuits Syst., Computers, pp.489–492, 1981. [8] S.H. Lewis and P.R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol.SC-22, no.6, pp.954–961, Dec. 1987. [9] S.H. Lewis, H.S. Fetterman, G.F. Gross, Jr., R. Ramachandran, and T.R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol.27, no.3, pp.351–358, March 1992. [10] B. Ginetti, P.G. Jespers, and A. Vandemeulebrokecke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-State Circuits, vol.27, no.7, pp.957–965, July 1992. [11] E. Iroaga and B. Murmann, "A 12 b, 75 MS/s pipelined ADC using incomplete settling," Symp. VLSI Circuits Dig., pp.222–223, June 2006. [12] H.S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," IEEE J. Solid-State Circuits, vol.29, no.4, pp.509–515, April 1994. [13] S. Chuang and T.L. Sculley, "A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter," IEEE J. Solid-State Circuits, vol.37, no.6, pp.674–683, June 2002. [14] M. Furuta, S. Kawahito, and D. Miyazaki, "A digital calibration technique of capacitor mismatch for pipelined analog-to-digital converters," IEICE Trans. Electron., vol.E85-C, no.8, pp.1562–1568, Aug. 2002. [15] M. Furuta, S. Kawahito, and D. Miyazaki, "A digital calibration technique for redundant radix-4 pipelined analog-to-digital converters," IEEE Trans. Instrum. Meas., vol.56, no.6, pp.2301–2311, Dec. 2007. [16] J. Ming and S.H. Lewis, "An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration," IEEE J. Solid-State Circuits, vol.36, no.10, pp.1489–1497, Oct. 2001. [17] J. Li and U.K. Moon, "Background calibration techniques for multistage pipelined ADCs with digital redundancy," IEEE Trans. Circuits Syst. II, vol.50, no.9, pp.531–538, Sept. 2003. [18] H.C. Liu, Z.M. Lee, and J.T. Wu, "A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol.40, no.5, pp.1047–1056, 2005. [19] Y.S. Shu and B.S. Song, "A 15-b linear 20 MS/s 1.5 b/stage pipelined ADC digitally calibrated with signal-dependent dithering," Symp. VLSI Circuits, pp.218–219, June 2006. [20] U.K. Moon and B.S. Song, "Background digital calibration techniques for pipelined ADC's," IEEE Trans. Circuits Syst., vol.44, no.2, pp.102–109, Feb. 1997. [21] T. Shu, B. Song, and K. Bacrania, "A 13-B 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter," IEEE J. Solid-State Circuits, vol.30, no.4, pp.443–452, April 1995. [22] X. Wang, P.J. Hurst, and S.H. Lewis, "A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration," IEEE J. Solid-State Circuits, vol.39, no.11, pp.1799–1808, Nov. 2004.
CiteULike 
Connotea 
Del.icio.us What's this?
This Article 
Abstract
Full Text (PDF)
Alert me when this article is cited
Alert me if a correction is posted
Services
Email this article to a friend
Similar articles in this journal
Alert me to new issues of the journal
Add to My Personal Archive
Download to citation manager
Request Permissions
Google Scholar
Articles by KAWAHITO, S.
Social Bookmarking
What's this?