Copyright © 2008 The Institute of Electronics, Information and Communication Engineers
Special Section on Analog Circuits and Related SoC Integration Technologies - Papers |
Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation
1 The authors are with Kobe University, Kobe-shi, 657-8501 Japan. E-mail: kouji_ichikawa{at}denso.co.jp, 2 The authors are with DENSO CORPORATION, Kariya-shi, 448-8661 Japan.
Impacts of electromagnetic (EM) interference (immunity) on operation of LSI circuits in a QFP-packaged and PCB-mounted environment are studied. EM power injection to a power-supply system leads to malfunction, where the power is translated into voltage bounces through combined on- and off- chip impedances, affecting power supply and ground, as well as signal nodes in a die, seen from on-chip waveform measurements. A lumped power-supply impedance model and the minimum amplitude of voltage bounce induced by EM power for malfunction, both of which can be derived from external measurements to a given packaged LSI, formulate an EM interference model that is helpful in the PCB design toward high immunity. The technique can be generally applied to systems-on-chip applications.
Key Words: integrated circuit, electro magnetic interference, on-chip monitor, immunity
Manuscript received October 23, 2007. Manuscript revised December 26, 2007.
References
[1] T. Nakayama, E. Takahashi, Y. Saito, K. Shimazaki, M. Nagata, and O. Wada, "Evaluation of LSI immunity to noise using an equivalent internal impedance model," EMC Europe 2002 Int. Symposium on EMC, pp.487–492, Sept. 2002. [2] S. Baffreau, F. Laffon, and F. de-Daran, "ICEM-ICIM modeling and exploitation for bus transceivers applications," 4th Int. Workshop on EMC of Integrated Circuits (EMC Compo 04), pp.123–128, April 2004. [3] S. Baffreau, F. Laffon, E. Siicard, and F. de-Daran, "Re-use of ICEM for immunity simulation," EMC Zurich 2005, pp.781–799, Feb. 2005. [4] K. Ichikawa, Y. Sakurai, M. Inagaki, T. Matsui, Y. Mabuchi, A. Nakamura and T. Hayashi, "A study on measurement of LSI immunity for PCB analysis," IEICE Technical Report, EMCJ2004-115, Dec. 2004. [5] IEC 62132-1 Integrated circuits—Measurement of electromagnetic immunity, 150 kHz to 1 GHz—Part 1: General conditions and definitions. [6] IEC 62132-4 Integrated circuits—Measurement of electromagnetic immunity 150 kHz to 1 GHz—Part 4: Direct RF power injection method. [7] K. Noguchi and M. Nagata, "An on-chip multi-channel waveform monitor for diagnosis of systems-on-chip integration," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.10, pp.1101–1110, Oct. 2007. [8] K. Ichikawa, Y. Takahashi, and M. Nagata, "Experimental verification of power supply noise modeling for EMI analysis through ON-board ON-chip noise measurements," IEICE Trans. Electron., vol.E90-C, no.6, pp.1282–1290, June 2007. [9] K. Ichikawa, T. Uno, M. Miyamoto, M. Inagaki, K. Nakamura, T. Matsui, Y. Mabuchi, A. Mishima, K. Kobayashi, A. Nakamura, and T. Hayashi, "EMI analysis of a PCB for automotive equipment using an LSI power current model," 4th Int. Workshop on EMC of Integrated Circuits (EMC Compo 04), pp.38–42, Angers, April 2004. [10] K. Ichikawa, T. Uno, T. Tsuda, Y. Mabuchi, and M. Nagata, "EMI model improvement taking LSI package structure into consideration," IEEE Int. Sympo. on Electromagnetic Compatibility, TH-AM-SS-4, Portland, USA, Aug. 2006. [11] Y. Mabuchi, A. Nakamura, K. Ichikawa, T. Unou, and O. Wada, "LECCS (Linear Equivalent Circuit and Current Source) modeling technique for ICs," EMC Zurich 2005, pp.781–799, Feb. 2005. [12] Applied Simulation Tech, Inc., http://www.apsimtech.com [13] B. Archambeault and A.E. Ruehli, "Analysis of power/ground-plane EMI decoupling performance using the partial-element equivalent circuit technique," IEEE Trans. Electromagn. Compat., vol.43, no.4, pp, 437–445, Nov. 2001. [14] M. Ohtake, Y. Matsubara, and K. Tanaka, "Development of noise visualization system for extraneous electromagnetic waves," SICE 2003 Annual Conference, vol.3, pp.2470–2475, Aug. 2003. [15] Hitachi Display Devices. Ltd., http://www.hitachi-dd.com
![]()
CiteULike
Connotea
Del.icio.us What's this?
This Article ![]()
![]()
Abstract
![]()
Full Text (PDF)
![]()
Alert me when this article is cited
![]()
Alert me if a correction is posted
![]()
Services ![]()
![]()
Email this article to a friend
![]()
Similar articles in this journal
![]()
Alert me to new issues of the journal
![]()
Add to My Personal Archive
![]()
Download to citation manager
![]()
Request Permissions
![]()
Google Scholar ![]()
![]()
Articles by ICHIKAWA, K.
![]()
Articles by NAGATA, M.
![]()
Social Bookmarking ![]()
![]()
What's this?